
11
FN6720.2
December 23, 2013
Propagation Delay
The converter requires two clock rising edges for data to be
represented at the output. Each rising edge of the clock
captures the present data word and outputs the previous
data. The propagation delay is therefore 1/CLK, plus <2ns of
FIGURE 11. OUTPUT LOADING FOR DATASHEET
MEASUREMENTS
PIN 21
PIN 22
RDIFF
ISL76161
RLOAD
IOUTB
IOUTA
VOUT = (2 x IOUTA x REQ)V
LOAD SEEN BY THE TRANSFORMER
RLOAD REPRESENTS THE
1:1
REQ = 0.5 x (RLOAD // RDIFF)
AT EACH OUTPUT
FIGURE 12. ALTERNATIVE OUTPUT LOADING
PIN 21
PIN 22
ISL76161
IOUTB
IOUTA
VOUT = (2 x IOUTA x REQ)V
REQ = RA // [ 0.5 x (RLOAD // RDIFF) ], WHERE RA=RB
AT EACH OUTPUT
RLOAD
RDIFF
RA
RB
LOAD SEEN BY THE TRANSFORMER
RLOAD REPRESENTS THE
Timing Diagram
FIGURE 13. PROPAGATION DELAY, SETUP TIME, HOLD TIME AND MINIMUM PULSE WIDTH DIAGRAM
CLK
IOUT
50%
tPW1
tPW2
tSU
tHLD
tSU
tPD
tHLD
D11-D0
W0
W1
W2
W3
OUTPUT = W0
OUTPUT = W1
tPD
OUTPUT = W-1
ISL76161